I. INTRODUCTION
R ECENTLY, it has become increasingly important to lower the supply voltage of flash memories for low-power handheld digital equipment. In [1] , the pool method, which generates a wordline voltage even in stand-by state, is compared with the kicker method [2] , which generates by kicking a boosting capacitor at every address transition, and the former is found to have the advantages of fast access time, low power, and small circuit area, but to be disadvantageous with respect to stand-by current. Fig. 1 shows the stand-by current dependency of the mean current in the case of the read operation current of 10 mA and a duty ratio of the read operation period to the cycle time of 3.6%, which is the typical condition used in portable phones (an active period of 20 ms for a cycle time of 720 ms). A key issue for single low-voltage flash memory with the pool method is generation of the wordline voltage with very low stand-by current of less than 10 A.
In accordance with the lowering of supply voltage, the high-speed high-voltage switching becomes difficult. The level-shifter is another key circuit for flash memories with a low supply voltage and unscalable high program/erase voltages [3] . A novel level shifter is also developed for low-voltage high-speed level-shifting. This paper first discusses the limit of the operation current dissipated in the circuits which operate in stand-by mode, and Publisher Item Identifier S 0018-9200(01)00433-4. Fig. 1 . Dependence of the mean current consumption I (mean) on the stand-by current I . It is assumed that the read operation current is 10 mA and the duty ratio is 3.6% which is the typical condition used in portable phones.
then shows how to minimize the standby current. In addition, the generator operating in active mode and the level shifter are presented. The entire system was implemented on a 1.8-V 32-Mb flash memory [4] fabricated with a 0.25-m flash memory process [5] . Measured results are shown in Section III. Fig. 2 illustrates a block diagram of a flash memory with the pool method. Column gates as well as wordlines are boosted to for lowering the series resistance of the column gates at a low voltage less than 2 V. Fig. 3(a) illustrates the developed wordline voltage generating system. The system includes a power-on reset circuit (which is not shown here), band-gap reference (BGR), a stand-by charge pump and a stand-by voltage detector which operate both in stand-by and active modes, and an active charge pump and an active voltage detector which operate only in active mode. We explain these circuits in this section.
II. WORDLINE GENERATING SYSTEM
In order to lower the stand-by current, a highly resistive resistor for BGR and the voltage detector and very low-power opamp have to be used. How resistive can the resistor used in these circuits be, and what operation current is sufficiently low for the opamp? Section II-A considers these questions. Control of the stand-by charge pump to minimize the pumping operation current is described in Section II-B. Operation of the active pump and detector in active mode and low-voltage level shifter are shown in Sections II-C and II-D, respectively. 
A. Limit of DC Stand-By Current
When the diffused resistor is utilized as resistor element, junction leakage current as well as stray capacitance of the diffusion layer is one of the important factors to determine the maximum limit of resistance.
First, we consider the maximum resistance of the resistor in the BGR [6] , as illustrated in Fig. 4(a) . For simplicity, it is assumed that there is no voltage dependence of the leakage current of the diffused resistor. In this case, two equalities for two current paths hold.
(1) (2) where and are the total leakage current flowing through the junction of and , respectively, and are the forward voltage of and , respectively. On the other hand, the diode forward current is expressed by (3) (4) where is the diode saturation current of , is the ratio of the junction area of to that of , and is the thermal voltage . From these equations, the output voltage of the BGR is given by (5) where is the junction leakage current per unit area, is the sheet resistance of the resistor, is the width of the resistor, and is the value in an ideal case with no leakage current. Thus the variation of due to the junction leakage current is (6) As strongly depends on temperature, has a temperature dependence via . In order to suppress the effect of , one should use the resistor with relatively high sheet resistance and narrow width.
Another limiting factor is the time constant of the resistor (7) where is the capacitance per unit area of the resistor. The maximum resistance of the resistor is determined by the constraints for the variation of due to the junction leakage current and the time constant. . When the time constant is required to be less than 10 s, of 14 M is the maximum limit. Therefore, in this case, 6 M is the maximum limit for the resistor in the BGR.
Next, we consider the minimum limit for the operation current of the opamp. When the transistors in the opamp operate in the weak-inversion region, the current flowing through each nMOS transistor is expressed by (8) where is the proportional constant, is the gate voltage, is the source voltage, is the thermal voltage . Using this equation, the variation of , , due to that of , , is given by
Thus the time constant of the opamp is approximately given by (10) where is the parasitic capacitance in the opamp. In order to achieve stable operation for the BGR, one should set less than the time constant of the resistor. For example, should be 1 s in the above case. When is 1 pF, is required to be 20 nA at the minimum temperature of 40 C.
As a result, the operation current can be reduced to approximately 300 nA. ( 200 nA for the current through the resistors, 100 nA for the current in the opamp and Wilson current generator.) equivalent resistance of a leakage current of 10 A is 5 V/10 A 0.5 M . Time constant of due to the leakage current is 1 ms for load capacitance of 2 nF (2 nF 0.5 M ). Therefore the detective resistor and the opamp have to have the time constant less than 1 ms, e.g., 100 s. When the sheet resistance and capacitance of the resistor are 2.5 k / and 0.8 fF/ m , respectively, and the width of the diffused resistor is 0.275 m, the resistance of the resistor which has a time constant of 100 s is calculated to be about 50 M . Thus the current flowing through the resistor is required to be 100 nA (5 V/50 M ). As a result, the limit of dc stand-by current is about 300 nA for the BGR, 100 nA for the opamp in the voltage detector, and 50 nA for a power-on reset circuit which is not described in this paper.
B. Limit of AC Stand-By Current and Operation in Stand-By Mode
Unlike DRAMs and SRAMs, in order to generate high voltages for programming and erasing on-chip low-high-voltage transistors are implemented on flash memories and used as transfer transistors with high charge-transfer efficiency in charge pumps. Once the stand-by detector detects a voltage drop, the stand-by charge pump makes up the charge loss in the parasitic load capacitor. When the operation current of the opamp and the current flowing through the resistor is 100 nA as derived above, the time constant of the opamp and the resistor is 100 s. So would overshoot without an additional control. Therefore we introduce a new control method such that the stand-by pump operates until the counter counts a previously determined number, as illustrated in Fig. 3(a) . While the stand-by pump operates, the detector's output is forcibly reset by the reset transistor.
After long duration with no operation of the pump, the internal capacitor nodes are equalized to due to subthreshold leakage current through the transfer transistors with approximately 0-V threshold voltage. Fig. 5(a) shows the operational waveforms of the internal nodes and the input current. At the beginning of operation, the efficiency of the pump degrades for small counting numbers, as shown in Fig. 5(a) and (b) . 6(a) shows the calculated stand-by current dissipated by the stand-by system. Capacitance of the pumping capacitor per stage is determined for the counting number. The higher the counting number, the less capacitance per stage. The operation current dissipated by the stand-by pump decreases with the increase in the counting number. Fig. 6(b) indicates that the pump efficiency degrades particularly for low and a greater number of pulses is required for low-voltage operation. Conversely, the current consumption for the stand-by oscillator increases with the counting number due to increased duty ratio, as shown in Fig. 6(a) . As a result, the optimized counting number is determined for given parameters such as , , and . When an optimization is made at of 1.5 V, the number of stages of the pump is four and the counting number should be ranged between 32 and 64, as shown in Fig. 3(a) . In this case, the mean current consumed by the wordline voltage generating system in stand-by mode can be achieved with 1 A and the total standby current including power-on reset and BGR can be approximately 2 A.
C. Operation in Active Mode
Address transition detection (ATD) triggers the signal PONSA to represent active mode, which activates the sense circuitry, the active pump, and detector. The relatively large active pump supplies the wordline charging current, resulting in approximately constant
. Thus the system, in which the charge pumps and voltage detectors are individually optimized for stand-by and active modes, achieves both low stand-by current and high operation frequency. If the active operation finishes with the signal PONSA low for automatic power-down, there may be a voltage drop in and the stand-by pump operates until recovers, resulting in much stand-by current. To preclude such operation, the active system continues the operation until the active voltage detector detects recovering . Once the detection signal PONVOLB returns high, the system powers down to standby state. Thus switching from active mode to stand-by mode is smoothly done. In addition, subthreshold leakage current through the transfer transistors lowers by a factor of the total capacitance of the pumping capacitors in the active pump to the load capacitance for . This also results in a voltage drop and abnormal operation of the stand-by system.
In order to suppress such operation, the voltage detect level in active mode is set to be slightly high in comparison with that in stand-by mode, as shown in Fig. 3(b) . In the case of load capacitance of 2 nF and pumping capacitance per stage of 100 pF, which is required for 25 MHz read operation at 1.8 V, the voltage drop due to the countercurrent through the transfer transistors in the active pump is estimated to be less than 0.25 V. In this case, the detect level in active mode should be higher by 0.25 V than that in stand-by mode. As a result, the total ripple in is the same as that in stand-by mode, as shown in Fig. 3(b) .
In program and erase modes, the other wordline voltage generator supplies the program and erase voltage to the wordlines. After program and erase operation, the wordline voltage is recovered to the read operating voltage level by a regulator circuit. After that, the wordline voltage source is switched to the output of the read operating voltage generator for read operation.
D. Level Shifter
The level shifter, which converts an input signal with an amplitude of to an output signal with an amplitude of , is also one of the key circuits for low-voltage flash memories [3] . The level shifters are placed between address buffers and wordline drivers. Thus, the switching speed affects the wordline delay time, i.e., the access time.
is hardly scaled with . Fig. 8(a) shows dependence of the transition time on . The conventional level shifter circuit as shown in Fig. 7(a) cannot operate at below 1.5 V, where and are, respectively, the transition time of rising and falling edges [see Fig. 7(c) ]. This is because high-nMOSFETs (HVtNs) with of about 1.0 V have large dependence of the drain current at below 2 V, resulting in large dependence of the transition time. Fig. 7(b) illustrates a proposed level shifter circuit using low-nMOSFETs (LVtNs) instead of HVtNs. The lowtransistor is the same as that used in the charge pumps. When turns on, of is and of is 0 V. -of is close to for the proposed circuit, while 1.0 V for the conventional one. If the dimension of the LVtN can be the same as that of the HVtN, the minimum of level shifters will be reduced by about 1 V, which is the difference between HVtN and LVtN. However, the channel length of the LVtN is required to be longer than that of the HVtN due to punch-through characteristics, and so the ratio of the channel width to the channel length for the LVtN is smaller than that of the HVtN under the condition of same circuit area. As a result, the proposed circuit can lower the minimum defined by the transition time of 2 ns by about 0.4 V, as shown in Fig. 8(a) . On the other hand, when turns off, of is 0 V and of is . Leakage current flowing in at of about 0.8 V is the same as for the conventional circuit, taking account of an increase in due to the body effect in . Thus, the proposed circuit does not increase the leakage current flowing from internally generated . As a result, the proposed circuit can have a switching time that is 3 ns faster than the conventional one at of 1.5 V without increasing the leakage current. The energy per switching is decreased by a factor of two or more, as shown in Fig. 8(b) . Moreover, the level shifter with the same transconductance in the LVtN as that in the HVtN can operate at of 1.0 V at the cost of 1.5 layout area.
III. MEASURED RESULTS
The system was implemented on a 1.8-V 32-Mb flash memory [4] fabricated with a 0.25-m flash memory process [5] . Fig. 9(a) and (b) , respectively, show a die photo of the chip and the system. Typical device parameters are listed in Table I . Fig. 10 shows the measured typical dependence of the stand-by current. For low below 1.5 V, the stand-by current slightly increases. However, the stand-by current of the entire system including power-on reset circuit with 50 nA and BGR with 650 nA is realized with 2 A at of 1.5 V and 100 C. From Fig. 1 , a stand-by current of 2 A is only 1% of the mean current in the case of 3.6% duty. Using a kicker-based circuit, a stand-by current of about 100 nA, which is negligibly small for a mean current, can be estimated. Therefore, the mean current in the case using the pool method is only 1% larger than that in the case using the kicker method. Thus, the disadvantage of the pool method over the kicker method with respect to stand-by current can be eliminated. 
IV. CONCLUSION
The wordline voltage generating system for low-power lowvoltage flash memories was proposed and verified using 1.8-V 32-Mb flash memory. The system achieves a low stand-by current of 2 A at 1.5 V, substantially constant control at 1.3-3.0 V, and high operating frequency of 25 MHz at 1.8 V. The system combined with a low-voltage opamp [7] and BGR [8] will realize a low-power sub-1-V flash memory.
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